TECHNOLOGY SCALING will continue to follow Moore's law, letting designers use billions of transistors. But variability and reliability will be the barriers to future scaling, just as the barriers today stem from power and energy consumption. Die size, chip yields, and design productivity have thus far limited transistor integration in VLSI designs. But the focus is shifting to energy consumption, power dissipation, and power delivery. Transistor subthreshold leakage continues to increase, and there are leakage avoidance, tolerance, and control techniques for circuits. However, as technology scales further, new challenges will emerge, such as variability, single-event upsets, and device degradation. These problems will inevitably lead to inherent unreliability in components, posing serious design and test challenges.
Designs must deal with variability from day one. Today's design methodologies optimize performance and power, but ignore test and yield in the presence of variability. We need a multivariate design optimization capability for probabilistic and statistical design. Circuit design techniques such as body biasing will help, but their effect diminishes with technology scaling.
Gate dielectric scaling will increase gate leakage exponentially, and burn-in power could become prohibitive, making burn-in testing obsolete. Then, how would we screen for defects and infant mortality in VLSI chips? One-time factory testing will not be enough. Test hardware must be embedded in the design to detect errors dynamically, isolate and confine faults, reconfigure the system to work around faults using spare hardware, and recover from errors on the fly. ALL THIS IS POSSIBLE thanks to the abundance of transistors, but every discipline, from fabrication to software, needs to cooperate and make the VLSI system reliable in the presence of variability and the resulting inherent unreliability of components. Significant research and development are necessary to make this concept a reality. This might sound like science fiction. It is certainly challenging, not easy. But when has the electronics or semiconductor industry not faced difficult challenges? ■ 
